# (12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

# (19) World Intellectual Property Organization International Bureau



## 

#### (43) International Publication Date 23 May 2002 (23.05.2002)

#### **PCT**

# (10) International Publication Number WO 02/41362 A2

(51) International Patent Classification7:

H01L

- (21) International Application Number: PCT/US01/43326
- (22) International Filing Date:

16 November 2001 (16.11.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/249,929

17 November 2000 (17.11.2000) U.

- (71) Applicant (for all designated States except US): EM-CORE CORPORATION [US/US]; 145 Belmont Drive, Somerset, NJ 08873-1214 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): ELIASHEVICH, Ivan [US/US]; 185 South Orange Avenue #10, South Orange, NJ 07079 (US). GOTTFRIED, Mark [US/US]; 904 Boesel Avenue, Manville, NJ 08835 (US).
- (74) Agents: PERRY, Kimberly, V. et al.; Lerner, David, Littenberg, Krumholz & Mentlik, LLP, 600 South Avenue West, Westfield, NJ 07090 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LASER SEPARATED DIE WITH TAPERED SIDEWALLS FOR IMPROVED LIGHT EXTRACTION



(57) Abstract: A method for separating individual optoelectronic devices, such as LEDs, from a wafer includes directing a laser beam having a width toward a major surface of the semiconductor wafer. The laser beam has an image with a first portion of a first energy per unit width and a second portion of a second energy per unit width less than the first energy. The laser beam image cuts into the first major surface of the semiconductor wafer to produce individual devices.

VO 02/41362 A2

PCT/US01/43326 WO 02/41362

## LASER SEPARATED DIE WITH TAPERED SIDEWALLS FOR IMPROVED LIGHT EXTRACTION

## FIELD OF THE INVENTION

5

15

20

25

30

to relates invention present optoelectronic devices, packages for optoelectronic devices and methods of making the foregoing and particularly relates to light-emitting diodes, packages for light-emitting diodes and methods of making the foregoing.

#### BACKGROUND OF THE INVENTION 10

Light-emitting diodes or "LEDs" include thin layers of semiconductor material of two opposite conductivity types, referred to as p-type and n-type. The layers are disposed in a stack, one above the other, with one or more layers of n-type material in one part of the stack and one or more layers of ptype material at the other end of the stack. For example, the various layers may be deposited in sequence on a substrate to The junction between the p-type and n-type form a wafer. material may include directly abutting p-type and n-type layers, or may include one or more intermediate layers which may be of any conductivity type or which may have no distinct conductivity type.

Electrodes are connected to the n-type and p-type layers near the top and bottom of the stack. The materials in selected to provide low-resistance electrodes are interfaces with the semiconductor materials. The electrodes, in turn, are provided with pads suitable for connection to wires or other conductors which carry current from external The pad associated with each electrode may be a part of the electrode, having the same composition and thickness of the electrode, or may be a distinct structure which differs in thickness, composition, or both from the electrode itself. The term "electrode-pad unit" is used in this disclosure to refer to the electrode and pad, regardless of whether the pad is a separate structure or merely a region of the electrode. 35

WO 02/41362 PCT/US01/43326

wafer is cut apart to form individual dies which constitute separate LEDs.

In operation, electric current passing through the diode is carried principally by electrons in the n-type layers

5 and by electron vacancies or "holes" in the p-type layers. The electrons and holes move in opposite directions toward the junction, and recombine with one another at the junction.

Energy released by electron-hole recombination is emitted as light. As used in this disclosure, the term "light" radiation includes infrared and ultraviolet wavelength range, as well as the visible range. The wavelength of the light depends on factors including the composition of the semiconductor materials and the structure of the junction.

LEDs formed from certain semiconductor materials normally use nonconductive substrates to promote L5 formation of the semiconductor layers. The nonconductive substrate typically is left in place. For example, gallium nitride-based materials such as GaN, AlGaN, InGaN and AlInGaN are used to form LEDs emitting light in various wavelength 30 ranges including blue and ultraviolet. These materials typically are grown on insulating substrates such as sapphire or alumina.

incorporating an insulating substrate must include a bottom electrode at a location on the stack above the 25 substrate but below the junction. Typically, the upper layer or layers of the stack are removed in a region of the stack, so as to provide an upwardly-facing lower electrode surface on a layer at or near the middle of the stack in each die. leaves a region referred to as a "mesa" projecting upwardly from the lower electrode surface and covering the remaining 30 area of the die. The area of the die occupied by the lower electrode surface does not emit light. It is desirable to keep the horizontal extent of this inactive area as small as possible. In other LEDs, the upwardly facing lower electrode surface is not formed and a lower electrode is formed on the 35

WO 02/41362 PCT/US01/43326

bottom surface of the stack of semiconductor materials. In these devices, the insulating substrate at the bottom of the stack is omitted.

In either type of LED, the top electrode typically is formed on the top surface of the stack, i.e., the top surface of the top semiconductor layer. Typically, the layers in the stack above the junction are transparent, so that light emitted at the junction can pass out of the stack through the top The top electrode is arranged so that it does not block all of the emitted light. For example, an opaque top electrode may cover only a small portion of the top surface of each die. However, "current crowding" or "current bunching", results in light emission concentrated in that area of the junction beneath the electrode, precisely where it will be most effectively blocked by the electrode. The amount of useful light reaching the outside of the die per unit of electrical current passing through the die, commonly stated as the external quantum efficiency of the die, is reduced by this Current crowding can also occur in the lower phenomenon. region, so that light emission is concentrated in the area of the junction near the lower electrode. Current crowding is a significant consideration with LEDs formed from materials having relatively high electrical resistivity, such as the gallium nitride-based materials.

Do alleviate the current crowding problem, LEDs have been provided with transparent top electrodes, formed from thin layers of metals and metal compounds. A pad, which is typically opaque, is connected to the transparent electrode and occupies a small portion of the top surface. The transparent top electrode spreads the current in horizontal directions from the pad, so that current flow down through the stack is spread more evenly over the horizontal extent of the mesa.

Some of the light generated by the LED is subject to total internal reflection and is not emitted by the LED. The principle of total internal reflection is shown in Fig. 1,

4 WO 02/41362 PCT/US01/43326

which shows a light source 32 generating a number of distinct light rays. The light rays pass through a first transparent material 34 having an index of refraction  $n_{\text{1}}$  that is greater than the index of refraction  $\ensuremath{n_2}$  of a second transparent material 36. A first light ray 40 that is emitted by light source 32 is 5 normal to the interface 38 between the transparent materials and is not altered when passing into the second transparent material 36. However, the direction of travel of a second light ray 42 is altered as it passes from the first transparent layer 34 to the second transparent layer 36. 10 The third light ray 44 is incident upon interface 38 at the critical angle  $heta_{ extsf{c}},$ as determined using Snell's law, and does not pass into the second transparent layer 36 but is directed along interface 38. Any light ray having an incident angle that is greater than the critical angle  $\theta_c$ , such as fourth ray 46, is subject to total internal reflection and will be reflected back into first transparent layer 34.

The effect of total internal reflection in an LED will be discussed in connection with the example in Fig. 2. A 20 light-emitting diode ("LED") comprises a semiconductor structure οÍ semiconductor material of two conductivity types, typically referred to as p-type layers 20 and n-type layers 22. The p-type layers 20 and n-type layers 22 are disposed in a stack, one above the other. The LED includes a junction 24 provided at the interface of the p-type 25 and n-type layers. Typically, the stack comprises a wafer for forming a plurality of LED devices. The wafer is then cut apart to form individual devices which constitute the separate LEDs.

30 Fig. 3 shows a plan view of a semiconductor wafer 48 incorporating a stack of semiconductor materials plurality of LED devices 50. The semiconductor wafer includes a plurality of lines printed onto the upper surface of the wafer, called streets 52 and rows 54. The streets 53 and 35 rows 54 divide the devices 50 of the wafer 48. The figures are

WO 02/41362 5 PCT/US01/43326

not to scale and the streets and rows are generally not visible to the human eye but are schematically shown in Fig. 3. The semiconductor wafer 48 is typically separated into the individual devices 50 along the streets 52 and rows 54 using the cutting surface of a cutting wheel, or a conventional laser to cut the upper surface of the wafer.

Fig. 4 shows a conventional method of separating individual devices from a wafer. In Fig. 4, the laser beam 56 is swept across the upper surface 60 of semiconductor wafer 48 to divide the wafer into individual devices. The laser beam is substantially rectangular and approximately 25-35 micrometers wide and 500 micrometers long. The rectangular laser beam image cuts away a portion of wafer 48 to form a substantially rectangular cut 62. The individual devices remain connected by a portion of the wafer underlying the cut. The portion of the wafer 48 underlying the rectangular cut 62 may be called the kerf 64.

Fig. 5 shows a cross-sectional view of an individual device severed from a semiconductor wafer using the rectangular laser beam shown in Fig. 4. The LED is encapsulated in a substantially transparent encapsulant material 130 to form an LED package 128. Encapsulant layer 130 has an index of refraction  $n_2$  that is less than the index of refraction  $n_1$  of transparent substrate 26. herein, As used the term "refraction" means the optical phenomenon whereby entering a transparent medium has its direction of travel altered. As a result, when the incident angle  $\theta_i$  of a light ray 146 at interface 164 is greater than the critical angle  $\theta_c$ , the light ray 146 is totally internally reflected back into the substrate 26 and does not pass into the encapsulant layer 130 where the ray can be emitted from the LED package 128.

Because the index of refraction  $n_2$  of the substantially transparent substrate 26 is greater than the index of refraction  $n_3$  of the transparent encapsulant 130, many of the light rays generated by the LED will not be emitted from

.5

WO 02/41362 6 PCT/US01/43326

the LED package 128, but will be subject to total internal reflection. The optical phenomenon known as total internal reflection, causes light incident upon a medium having a lesser index of refraction (e.g. encapsulant layer) to bend away from the normal so that the exit angle is greater than the incident angle. The exit angle will then approach 90° for some critical incident angle  $\theta_c$ , and for incident angles  $\theta_i$  greater than critical angle  $\theta_c$  there will be total internal reflection of the light ray. The critical angle can be calculated using Snell's Law.

In many optoelectronic device packages, the light rays generated are never emitted from the package because such light rays are totally internally reflected within the various layers of the package. Thus, there is a need for packages having designs that optimize the amount of light emitted therefrom.

#### SUMMARY OF THE INVENTION

In one aspect, a method for separating individual optoelectronic devices from a semiconductor wafer includes directing a laser beam having a width toward a first major surface of the semiconductor wafer to apply a first energy per unit width to a first portion of the wafer located between the devices and a second energy per unit width to a second portion of the wafer adjacent the first portion, the second energy being less than the first energy. The laser beam is swept across the first major surface of the wafer to form a groove and at least one device is separated from the wafer.

The laser cuts into the first major surface for separating the devices from one another. The image geometry of the laser beam directed at the first major surface is preferably manipulated so as to change the shape of the cut which the lasers makes into the wafer. In other words, the intensity of the laser beam is profiled so as to produce a profiled laser beam having a central portion of a first energy level and a peripheral portion of a second energy level that is

5

.0

30

WO 02/41362 7 PCT/US01/43326

different than the first energy level. In certain preferred embodiments the first energy level of the central portion is greater than the second energy level of the peripheral portion. However, the peripheral portion may have an energy that is greater than the central portion of the laser beam. The laser beam may cut through the wafer to produce at least one device having a top surface, a bottom surface, and tapered sidewalls extending therebetween. The laser is preferably directed at an upper surface of the wafer in certain embodiments to form a V-shaped groove therein. The bottom surface of the device may have a greater area than the top surface of the device. laser may also be directed at a lower surface of the wafer to form a V-shaped groove therein. The top surface of the device may have a greater area than the body surface of the device. The wafer preferably incorporates a semiconductor structure for a plurality of light-emitting diodes overlying the substrate.

In certain preferred embodiments, the semiconductor structure comprises material selected from the consisting of three-five semiconductors. The substrate may be The substrate may substantially transparent. sapphire, ZnO, LiGaO, AlN or GaN substrate. The semiconductor structure preferably comprises gallium-nitride base materials and a substrate is preferably made of sapphire. In still other embodiments, the laser beam may have gradients of energy so that the energy varies progressively across the beam when viewing the laser beam in cross-section. The image geometry of the directed laser beam may have any shape. preferred embodiments, the laser beam image is triangular in shape so that the energy at a central portion is greater than The top of the triangle is preferably at a peripheral portion. aligned with the streets and rows of the wafer and the base of the triangle extends in a direction substantially transverse to the streets and rows. Another preferred image may include a first major having a image diamond shaped laser substantially parallel to a street or row, and a second major

5

٠0

.5

30

25

30

8 . WO 02/41362 PCT/US01/43326

axis transverse to a street or row. Although the present invention is not limited by any particular theory of operation, it is believed that making an LED device having sloping sidewalls will optimize the amount of light emitted by a LED package.

In other preferred embodiments of the present an optoelectronic device invention, includes a stacked semiconductor structure including a first region having a first conductivity type overlying a second region having a second conductivity type and a light-emitting p-n junction therebetween. Outer peripheral surfaces of said structure define tapered sidewalls. The sidewalls may taper outwardly from a top surface to a bottom surface of said substrate so that the bottom surface of the said substrate has a greater area than the top surface. However, in other embodiments, the sidewalls may taper inwardly from the top surface to a bottom surface of said substrate so that the top surface has a greater area than the bottom surface of said substrate. electrode-pad unit is connected to the first region of a second electrode-pad unit is connected to the second region. certain preferred embodiments, the LED package includes a GaN LED that is mounted atop a transparent sapphire substrate.

semiconductor structure preferably comprises The material selected from the groove consisting from three-five semiconductors. In certain preferred embodiments, a substrate supports the structure. The substrate may comprise a sapphire, ZnO, LiGaO, AlN or GaN substrate. The semiconductor structure may comprise gallium-nitride based semiconductor materials and the substrate may comprise a sapphire substrate.

In still other preferred embodiments of the present 30 assembly for separating LED invention, an die semiconductor wafer includes a support having a top surface for receiving one or more wafers, and a laser adapted to project a laser beam onto the top surface of said support. includes one or more filters for modifying the geometric shape 35

5

LO

L5

3.0

of the laser beam so that the laser beam has a central portion of a first energy per unit width and an outer portion of a second energy per unit width that is different than the first energy. The filter for manipulating the image geometry of the laser beam may include opaque filters or optical lenses or a combination of opaque filters and optical lenses. In certain embodiments, the first energy of the central portion of the laser beam is greater than the second energy of the peripheral portion of the laser beam. However, in other preferred embodiments, the peripheral portion of the laser beam may have a greater energy level than the central portion of the laser beam. The laser beam may also be modified to produce a laser having a gradient of differing energy levels.

BRIEF DESCRIPTION OF THE DRAWINGS

WO 02/41362

10

Fig. 1 shows cross-sectional view of transparent media with light traveling therethrough;

Fig. 2 shows a cross-sectional schematic view of a conventional LED;

Fig. 3 shows a plan view of a conventional 20 semiconductor wafer;

Fig. 4 shows a partial, cross-sectional view of the wafer of Fig. 3;

Fig. 5 shows a fragmentary cross-sectional view of a conventional LED package including the LED of Fig. 4;

Fig. 6A shows a partial cross-sectional view of a wafer in a method in accordance with an embodiment of the invention;

Fig. 6B shows a partial top plan view of a wafer in a method in accordance with the embodiment of Fig. 6A;

Fig. 7 shows a schematic elevation view of a laser beam in the method of Figs. 6A-6B;

Fig. 8 shows a graph depicting the cut depth obtained using the laser beam of Figs. 6A-7;

WO 02/41362 10 PCT/US01/43326

Fig. 9 shows a fragmentary cross-sectional view of a semiconductor wafer in a method in accordance with the embodiment of Figs. 6A-8;

- Fig. 10 shows a front elevation view of an LED in the method in accordance with the embodiment of Figs. 6A-9;
- Fig. 11 shows a perspective view of the LED of Fig. 10;
- Fig. 12 shows a fragmentary elevation view of an LED package having the LED of Fig. 11;
- Fig. 13 shows a cross-sectional view of a semiconductor wafer in a method in accordance with a further embodiment of the present invention;
  - Fig. 14 shows a perspective view of an LED in a method in accordance with the embodiment of Fig. 13;
- Fig. 15 shows a fragmentary elevation view of an LED package having the LED of Fig. 14;
  - Fig. 16 shows a laser beam image in a method in accordance with another embodiment of the present invention;
- Fig. 17 shows a laser beam image in a method in accordance with a further embodiment of the present invention;
  - Fig. 18 shows a laser beam image in a method in accordance with a still further embodiment of the present invention;
- Fig. 19 shows a laser beam image in a method in accordance with another embodiment of the present invention; and
  - Fig. 20 shows an LED package in accordance with another embodiment of the invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIGS. 6A-12 show a method for separating individual optoelectronic devices from a semiconductor wafer in accordance with one embodiment of the invention. A semiconductor structure 210 comprising a stacked structure of semiconductor layers is formed by depositing a semiconductor material having a first conductivity type, for example, one or more n-type

WO 02/41362 11 PCT/US01/43326

layers 222. A semiconductor material having a second conductivity type is deposited over the semiconductor material of the first conductivity type. One or more p-type layers 220 having a top surface 272 are deposited over the n-type layers 222. A junction 224 is also formed between the n-type layers 222 and p-type layers 220.

The stacked structure 210 comprises a semiconductor wafer for a plurality of LEDs including a junction 224 between the n-type layers 222 and p-type layers 220. The junction is shown schematically in FIG. 10 as the border between directly abutting p-type and n-type layers, but may also comprise one or more layers between the p-type layers and n-type layers. The intermediate layers having any junction may comprise conductivity type or no conductivity type. Alternatively, the junction may include additional structures in between the ptype layers 160 and n-type layers 158 or in an intermediate Thus, the junction may be a simple homojunction; a single heterojunction, a double heterojunction, a quantum well, a multiple quantum well or any other type of junction structure. A person of ordinary skill in the art will appreciate that the semiconductor structure may incorporate various layers of semiconductor materials, as well as other structures used in the optoelectronic arts.

Also, each of the p-type layers 220 and n-type layers 222 can include any number of layers. Merely by way of :5 example, the structure can incorporate a "buffer layer" at the interface with substrate 226, whereas a highly doped contact layer at the top of the stack may be included to aid in establishing ohmic contact with an upper electrode discussed below. The p-type layers 220 are typically transparent to ٠0 light at the wavelength which will be emitted by the LED in That is, the upper region is formed entirely or principally from materials having a band gap greater than the energy of the photons which will be emitted at the junction. The structure and composition of various layers the 5

5

.0

.5

:0

12 WO 02/41362 PCT/US01/43326

incorporated in the stack and the sequence of layers in the stack may be selected according to known principles techniques to provide the desired emission characteristics.

In certain preferred embodiments, the semiconductor structure 210 comprises gallium-nitride based semiconductor materials such as GaN, AlGaN, InGaN, and AlIn GaN, which are used to form LEDs emitting light in various wavelength ranges including blue and ultraviolet. The fabrication processes used to form the stacked structure are well known. The materials are typically grown on the insulating substrate 150 by chemical vapor deposition ("CVD"), metal organic chemical deposition ("MOCVD"), molecular beam epitaxy, and the like. However, those of ordinary skill in the art will appreciate that a number of other semiconductor materials for forming other types of optoelectronic devices, including LEDs, may be The insulating substrate can comprise any substrate that is not opaque to the emitted light, such as sapphire, alumina, silicon carbide, gallium nitride, or aluminum gallium nitride, for example. In other embodiments, the substrate is omitted.

:0 The semiconductors deposited may semiconductors, i.e., materials according to the stoichiometric formula  $Al_aIn_bGa_cN_xAs_vP_z$  where (a + b + c) is about 1 and (x + y + z) is also about 1. Most typically, the semiconductor materials are nitride semiconductors, i.e., semiconductors in which x is 0.5 or more, most typically about 0.8 or more. Most commonly, the semiconductor materials are pure nitride semiconductors, i.e., nitride semiconductors in which x is about 1.0. The term "gallium nitride based semiconductor" as used herein refers to a nitride based semiconductor including gallium. The p-type and n-type conductivity may be imparted by conventional dopants and may result from the inherent conductivity type of the particular semiconductor material. For example, gallium: nitride based semiconductors typically are inherently n-type even when undoped. N-type nitride semiconductors may include

5

.0

.5

:5

10

:5

WO 02/41362 13 PCT/US01/43326

conventional electron donor dopants such as Si, Ge, S, and O, whereas p-type nitride semiconductors may include conventional electron acceptor dopants such as Mg and Zn.

It should be appreciated that the figures are not drawn to scale. In particular, the thicknesses of the various layers have been greatly exaggerated for clarity of illustration. Typically, the entire stack is on the order of five microns thick. The horizontal dimensions, such as the overall width and length are on the order of a few hundred microns as, for example, about 200-300 microns.

Furthermore, the wafer may comprise various semiconductor materials for forming optoelectronic devices, as in known in the art.

A first electrode-pad unit is formed connected to the semiconductor material having the first conductivity type and a second electrode-pad unit is formed connected to the second conductivity type material. In certain embodiments, a lower upwardly-facing surface is formed in n-type layer 222 and a mesa is formed so as to project upwardly from the lower surface. An upper electrode-pad unit is formed on top surface of mesa. And a lower electrode-pad unit is formed on lower surface. The electrode-pad units comprise a conductive material such as a conductive metal. Preferred conductive metals include gold, aluminum or silver.

25 In certain preferred embodiments, the electrode-pad unit an upper portion of the semiconductor structure comprises a transparent upper electrode covering a substantial portion of a entire top surface of the structure. The upper electrode is formed from a material which will provide a low resistance, desirably ohmic contact, with the semiconductor 30 material defining the top surface. The composition and thickness of the transparent electrode are selected to provide substantial transparency to light at the wavelength which will emitted by the LED in service. Suitable materials, 35 thicknesses and processing techniques for forming transparent

5

WO 02/41362 14 PCT/US01/43326

electrodes to be used with particular semiconductor materials are well known. Merely by way of example, one suitable upper electrode for use where the top surface 166 is defined by p-type gallium nitride can be formed by applying a layer of nickel, typically about 10 to about 500 Å thick and a layer of gold, typically about 10 to about 500 Å thick, onto the top surface and annealing the contact in an oxidizing atmosphere at an elevated temperature as, for example, about 300 - 900 °C so as to oxidize the nickel. The layers of metal are applied using electron beam deposition, sputter deposition, plating, or other known methods. Preferably, the metals for upper electrode are deposited so as to avoid depositing metal overlapping with the electrode to be formed on the lower electrode surface, which can short out the device.

The upper electrode-pad unit also preferably includes 15 a first pad formed on the top surface of upper electrode at or near the horizontal center of the top surface. First pad is formed from appropriate materials to provide a terminal which can be connected to an external lead or contact in service as, 30 for example, by wire bonding the lead to the pad. materials of the pad should also be compatible with the materials in the upper electrode. Merely by way of example, first pad may include a layer of titanium overlying the transparent electrode; a layer of platinum overlying the titanium layer and a layer of gold overlying the platinum 35 layer. The exposed layer of gold provides a suitable surface for wire bonding. The first pad typically has a diameter of about 100-120 microns. Desirably, this pad is as small as possible consistent with the requirements of the bonding operation used to connect the pad to external circuitry. 30 other preferred embodiments, the upper electrode-pad unit comprises a small pad directly on the top surface without a transparent electrode at the top surface. embodiments, the upper electrode comprises an electrode that is essentially opaque to the light emitted by the device. 35

LO

WO 02/41362 15 PCT/US01/43326

A second electrode-pad unit is provided at or near an This electrode-pad unit opposite end of the structure. preferably comprises a second pad on surface of the structure. For example, where the first electrode-pad unit is connected to the p-type layers, the second electrode-pad unit is connected to the n-type layers. Second pad may be, for example, about 100 microns wide. The second pad is formed from electrically conductive materials which make a good, desirably ohmic electrical contact with the lower surface. For example, where the lower surface is formed by n-type gallium nitride, the second pad may be formed from layers of aluminum and titanium which are annealed at an elevated temperature. The second pad also preferably includes layers adapted for bonding to external leads or other structures. For example, the second pad may include a layer of platinum over the titanium and aluminum layers and a layer of gold over the platinum layer. layer provides a good bonding surface. In a particularly for use with gallium nitride-based preferred arrangement semiconductors, the entire lower electrode-pad unit is formed from layers of aluminum, titanium, platinum and gold, deposited in that order and then annealed.

separated from the wafer. Fig. 6A shows a semiconductor wafer 248 on a support 249 in an apparatus for separating an optoelectronic device 250 from a wafer 248 incorporating semiconductor materials for a plurality of optoelectronic devices. The apparatus has a laser 258 for cutting the semiconductor materials. The wafer 248, in certain preferred embodiments, incorporates semiconductor materials for a plurality of devices comprising LEDs. The wafer 248 has an upper surface 251 and a lower surface 253 facing in a direction opposite from the upper surface 251. The semiconductor wafer 248 has a plurality of streets 252 extending in a first direction on the upper surface and a plurality of rows 254 extending in a second direction, transverse to the first

;5

0

.5

0

.5

WO 02/41362 16 PCT/US01/43326

direction, on the upper surface. The streets 252 and rows 254 comprise printed lines on the wafer and generally demarcate a grid of individual devices of the wafer 248.

The upper surface 251 of the wafer 248 is preferably covered with a protective layer. The protective layer may comprise a photoresist.

The laser 258 is guided by a computer system, as is known in the art, to cut the wafer 248 into the individual LEDs along the streets 252 and rows 254. The streets 252 and rows 254 may comprise imaginary lines comprising data in the computer for manipulating the laser 258, the support 249, or both, so as to cut the wafer 248 into the individual LEDs 250. However, a point of reference on the wafer 248 is required to position the wafer 248 according to the data and properly separate the individual devices.

Referring to Fig. 7, the image of the laser beam 256 produced by the laser 258 is geometrically manipulated, such as by using filters or optical lenses, to provide a shaped laser beam image 266 for making a cut in the wafer that has a profile with a predetermined shape. In certain preferred embodiments, and as shown in Fig. 7, the laser beam image 266 has a shape for producing a triangular cut triangular in semiconductor wafer, as shown in Fig. 9. The substantially triangular-shaped laser beam image 266 is swept across the first surface of the wafer in the direction indicated by the arrow designated  $A_1$  so that a first corner 267 of the triangular laser beam image reaches a portion of the wafer 248 before a second corner 269 and third corner 271. The first corner 267 is preferably aligned with the rows 254 and streets 252 of the wafer 248 as the laser beam image 266 is swept across the wafer The substantially triangular-shaped laser beam image 266 has a central portion 268 having a first energy per unit width "W" and an outer portion 270, lying outwardly from the central portion 268, having a second energy per unit width "W".

30

25

WO 02/41362 17 PCT/US01/43326

portions of the image 266 having a greater length "L" apply more energy to the wafer, producing a deeper cut.

As depicted in the graph shown in Fig. 8, the central portion 268 of the laser beam 256 cuts the wafer 248 to a greater depth than the peripheral portion 270 of the laser beam 256. Thus, as shown in Fig. 9, the triangular-shaped laser beam image 266 produces a cut 262 in wafer 248 having sloping sidewalls 273 and kerf 264. The cut 262, produced along the streets 252 and rows 254 of the wafer 248, divide the wafer 248 into the individual LEDs 250. The protective layer is removed from the wafer to remove any debris formed during the laser cutting. The LEDs 250A, 250B are then separated at kerf 264 utilizing a mechanical breaker, comprising a roller. A cutting wheel or laser may also be used to break the kerf 264.

Fig. 10 shows a front elevation view of an LED formed L5 using the substantially triangular-shaped laser shown and 250 described in connection with Fig. 6A-9 above. LED comprises a semiconductor structure having p-type layers 220 formed on n-type layers 222 with a junction 224 therebetween. The semiconductor structure is disposed on a substantially 20 transparent substrate 226, such as a sapphire substrate. LED has a top surface 272, a bottom surface 274, and sidewalls Due to the use of a substantially triangular-shaped laser beam image, the sidewalls 275 of the LED 250 slope outwardly at The sidewalls 275 extend from the top surface 272 an angle. 25 toward the bottom surface 274 of LED 250. The LED has a vertically extending surface 281 at the kerf 264 of the cut 262, where the laser beam did not penetrate the substrate. However, in other preferred embodiments, the apparatus arranged to penetrate the substrate and substantially eliminate 30 the vertical surfaces. The wafer may also be polished to remove the substrate adjacent the kerf 264.

The LED device is then formed into a package. The first pad and second pad are connected by conductive features, which may comprise wire bonds 184 and, to an external

5

WO 02/41362 18 PCT/US01/43326

electrical power source. Current flows between pads and through the electrodes and through the stacked structure, so that light is emitted at junction 224. The light is emitted out of the structure, through the transparent first electrode and other surfaces of the structure.

The LED subassembly may be adhered to a second substrate, such as a printed circuit board, using an adhesive, such as a thermally conductive adhesive to form the package. Preferably, a reflector, comprising a layer of reflective material, is disposed between the LED and second substrate. The LED package is then electrically interconnected with the second substrate 176. The electrically interconnected LED package may be encapsulated with a substantially transparent encapsulant 230. Preferred encapsulants include elastomers, polymers and epoxies.

Fig. 12 shows an LED package incorporating LED 250. Due to the outwardly sloping walls 275 of LED 250, a light ray 244 will have an incident angle  $\theta_{i}$  that is substantially normal to sidewall 275. As a result, light ray 244 will pass readily through interface 238 between substrate 226 and encapsulant 230 so as to be emitted from the LED package. The dashed lines in Fig. 12 show the path of the same light ray 244 sidewalls 275' are substantially vertical. As shown by the dashed lines, the light ray 244' would have an incident angle  $\theta_{\mathtt{i}}$ that is greater than the critical angle  $\theta_{\rm c}.$  As a result, the light ray 244' is reflected back into the substrate 226. Thus, it can be seen that providing an LED package with an LED having sloping walls will optimize the number of light rays emitted from the LED package.

Referring to Figs. 13-15, a geometrically manipulated laser beam image is used in a method according to a further embodiment. A laser as shown in Fig. 13 is used to sever wafer 348 by directing the laser beam image 356 at the lower surface 353 of wafer 348, adjacent the substrate. Such a method will produce a die 350 having tapered sidewalls 375 that taper

5

LO

L5

30

WO 02/41362 PCT/US01/43326

inwardly from a top surface 372 toward a bottom surface 374 of the LED 350. Referring to Fig. 15, because the sidewalls 375 taper inwardly between top surface 372 and bottom surface 374 of the LED 350, the incident angle  $\theta_{\rm i}$  of light ray 344 is substantially normal at the interface 338 between substrate layer 326 and encapsulant layer 330. As a result, light ray will readily pass through interface 338 encapsulant layer 330 where it may be emitted from the LED The dashed lines show a wall 375' of an LED having vertical walls. As is evident, in a package having vertical walls, the same light ray 344' having a similar incident angle  $\theta_{\text{i}}$  will exceed the critical angle  $\theta_{\text{C}}$  at the interface 338' and will be totally internally reflected back into substrate 326. Thus, it can be seen that a LED package having internally sloping sidewalls will emit a greater amount of light then will packages using the substantially vertical sidewalls produced by prior art methods.

In other preferred embodiments, a laser beam having geometrically manipulated images with other shapes are used to cut the wafer. Such laser beam images, are swept across a 20 major face of a wafer, to produce LED that improve the amount of light extracted from the LED. A diamond-shaped image 466 shown in Fig. 16, the elongated image 566 having concave walls of Fig. 17, the circle 666 of Fig. 18 and the elongated oval 766 of Fig. 19 may be used to produce cuts in wafers having 25 corresponding shapes. At portions of the laser beam image that have a greater length, a greater amount of energy is applied to the wafer, than other portions of the image. The shape of the laser beam image produces a predetermined shape for the walls of the LED, so that the incident angle of many light rays 30 generated by the LED is more normal to the wall of the LED and is extracted from the LED.

Another type of package is shown in FIG. 20. The structure 810 has a substantially transparent back face 854 through which light will be directed. For example, the

10

WO 02/41362 20 PCT/US01/43326

transparent back face may comprise a sapphire substrate 850. The structure 810 is a semiconductor structure comprising a stacked structure of p-type, n-type and other semiconductor materials for generating light, as discussed above. The structure 810 has a mesa 864 protruding from the structure and a lower surface 859. An upper electrode-pad unit 875 is mounted on the mesa 864 and has a first pad 834. A lower electrode-pad unit 872 is mounted on the lower surface 859 and has a second pad 841. The first pad connected to a first contact 838 and second contact 833 on a second substrate 876. Structure 810 is bonded to the contacts of second substrate 876 for example, disposing masses 886 and 884 of bonding material between each of the pads and contacts. The contacts are also connected to an electrical power source. Thus, light generated by this device is directed out the back face 854. least some light rays generated at the junction will directed towards the mesa 864. A reflector mounted within the package may be used to direct light emitted towards the back surface 854, if desired.

30 Preferably, the first pad 834 comprises a reflective electrode. The reflective electrode may be formed as follows. After the structure 810 having the mesa 664 has been formed, the first for pad 834 is <u>de</u>fined photolithographic mask on the top surface 866 of the mesa 864. Nickel is deposited on the top surface of the mesa 864. :5 is then deposited on the layer of nickel. The metals may be deposited utilizing electron beam deposition, deposition, plating, or other known methods. The foregoing layers of metal are then oxidized so that they become transparent. A layer of reflective metal, such as gold, is 10 then deposited on the oxidized metal. The layer of reflective metal should be thick enough to reflect the light generated by the LED through the back surface 654. For example, where gold is utilized as the reflective metal, 0.2 microns of gold would be reflective. In other embodiments, the layer of reflective :5

-0

.5

WO 02/41362 21 PCT/US01/43326

metal may comprise titanium. Thus, the layer of reflective metal may be deposited on the first pad 834. In other embodiments, the first pad 834 may be comprised of one or more layers of reflective metal.

The reflective pad 834 reflects light for improved light extraction through the substrate 850. In preferred embodiments, the layer of reflective metal deposited is thick enough so that it can be used to bond the pad 834 to the contact 838.

These and other variations and combinations of the features discussed above can be utilized without departing from the present invention. For example, although preferred shapes for the laser beam image have been discussed above, the laser beam image may have any shape. Thus, the foregoing description of the preferred embodiments should be taken by way of illustration rather than by way of limitation of the invention as defined by the claims.

WO 02/41362 22 PCT/US01/43326

#### WHAT IS CLAIMED IS:

5

15

. 25

1. A method for separating individual optoelectronic devices from a semiconductor wafer comprising:

directing a laser beam having a width at a first major surface of the wafer to apply a first energy per unit width to a first portion of the wafer located between the devices and a second energy per unit width to a second portion of the wafer adjacent the first portion, the second energy being less than the first energy;

sweeping the laser beam across the first major surface to form a groove; and

separating at least one device from the wafer.

- 2. The method as claimed in claim 1, wherein a central portion of the laser beam has the first energy and a peripheral portion of the laser beam has the second energy.
  - 3. The method as claimed in claim 2, wherein said laser beam cuts through said wafer to produce at least one device having a top surface, a bottom surface, and tapered sidewalls extending therebetween.
- 4. The method as claimed in claim 3, wherein said laser is directed at an upper surface of the wafer to form a V-shaped groove therein.
  - 5. The method as claimed in claim 4, wherein the bottom surface of said device has a greater area than the top surface of said device.
  - 6. The method as claimed in claim 3, wherein said laser is directed at a lower surface of the wafer to form a V-shaped groove therein.
- 7. The method as claimed in claim 6, wherein the 30 top surface of said device has a greater area than the bottom surface of said device.
  - 8. The method as claimed in claim 1, wherein said wafer incorporates a semiconductor structure for a plurality of light-emitting diodes overlying a substrate.

- 9. The method as claimed in claim 8, wherein said semiconductor structure comprises materials selected from the group consisting of III-V semiconductors.
- 10. The method as claimed in claim 8, wherein said substrate is substantially transparent.
- 11. The method as claimed in claim 10, wherein said substrate is selected from the group consisting of sapphire, ZnO, LiGaO, AlN and GaN.
- 12. The method as claimed in claim 8, wherein said semiconductor structure comprises gallium-nitride based materials and said substrate is made of sapphire.
  - 13. The method as claimed in claim 1, wherein the image geometry of the laser beam is manipulated so as to change the shape of the laser beam.
- 14. The method as claimed in claim 1, wherein the laser beam has gradients of energy so that the energy per unit width varies progressively across the beam.
  - 15. The method as claimed in claim 1, wherein the laser beam is triangular in shape so that the energy per unit width at a central portion is greater than the energy per unit width at peripheral portions of the laser beam.
  - 16. The method as claimed in claim 15, wherein the step of directing a laser beam includes aligning the central portion of the triangular shaped laser beam with streets of the wafer.
  - 17. The method as claimed in claim 16, wherein the step of sweeping the laser beam comprises sweeping the laser beam so that the central portion of the triangular laser beam reaches a portion of the wafer before the peripheral portions.
- 18. The method as claimed in claim 15, wherein the central portion of the triangular shaped laser beam is aligned with the rows of the wafer.
  - 19. The method as claimed in claim 1, wherein the laser beam has a diamond shape.
- 35 20. An optoelectronic device, comprising:

5

20

WO 02/41362 24 PCT/US01/43326


a stacked semiconductor structure including a first region having a first conductivity type overlying a second region having a second conductivity type and a light-emitting p-n junction therebetween;

- the semiconductor structure having an outer peripheral surface defining tapered sidewalls that taper inwardly from a top surface of said semiconductor structure to a bottom surface of said structure; and
- a first electrode-pad unit commenced to said first 10 region and a second electrode-pad unit connected to said second region.
  - 21. The device as claimed in claim 20, wherein the top surface of said semiconductor structure has a greater area than a bottom surface of said structure.
- 15 22. The device as claimed in claim 20, wherein said semiconductor structure comprises materials selected from the group consisting of III-V semiconductors.
  - 23. The device as claimed in claim 20, further comprising a substrate supporting said structure.
- 24. The device as claimed in claim 23, wherein said substrate is selected from a group of materials consisting of sapphire, ZnO, LiGaO, AlN and GaN.
  - 25. The device as claimed in claim 23, wherein said semiconductor structure comprises gallium-nitride based semiconductor materials and said substrate comprises a sapphire substrate.
  - 26. An apparatus for separating an optoelectronic device from a wafer incorporating semiconductor materials for a plurality optoelectronic devices comprising:
- a support including a top surface for receiving at least one wafer;
  - a laser light source adapted to project a laser beam image onto the top surface of said support, said laser beam image having a width with a first portion of a first energy per

WO 02/41362 25 PCT/US01/43326

unit width and a second portion of a second energy per unit width, the second energy being less than the first energy.

27. The assembly as claimed in claim 26, wherein the first portion comprises a central portion of the laser beam and the second portion comprises a peripheral portion of the laser beam.



BNSDOCID: <WO\_\_\_\_\_0241362A2\_I\_>




FIG. 2








FIG. 3













P16-6B











BNSDOCID: <WO\_\_\_\_0241362A2\_I\_>


























F16. 20

THIS PAGE BLANK (USPTO)

## (19) World Intellectual Property Organization International Bureau





## (43) International Publication Date 23 May 2002 (23.05.2002)

### PCT

# (10) International Publication Number WO 02/041362 A3

(51) International Patent Classification7:

B23K 26/38

(21) International Application Number: PCT/US01/43326

(22) International Filing Date:

16 November 2001 (16.11.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/249,929

17 November 2000 (17.11.2000) US

- (71) Applicant (for all designated States except US): EM-CORE CORPORATION [US/US]; 145 Belmont Drive, Somerset, NJ 08873-1214 (US).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): ELIASHEVICH, Ivan [RU/US]; 185 South Orange Avenue #10, South Orange, NJ 07079 (US). GOTTFRIED, Mark [US/US]; 904 Boesel Avenue, Manville, NJ 08835 (US).
- (74) Agents: PERRY, Kimberly, V. et al.; Lerner, David, Littenberg, Krumholz & Mentlik, LLP, 600 South Avenue West, Westfield, NJ 07090 (US).

- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


#### Published:

with international search report

(88) Date of publication of the international search report: 23 January 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LASER SEPARATED DIE WITH TAPERED SIDEWALLS FOR IMPROVED LIGHT EXTRACTION



(57) Abstract: A method for separating individual optoelectronic devices, such as LEDs, from a wafer includes directing a laser beam (256) having a width toward a major surface of the semiconductor wafer. The laser beam has an image with a first portion of a first energy per unit width and a second portion of a second energy per unit width less than the first energy. The laser beam image (266) cuts into the first major surface of the semiconductor wafer to produce individual devices.

C 02/0/1363 A 3 |||||||||||||||

### INTERNATIONAL SEARCH REPORT

International application No.

PCT/US01/43326

A. CLASSIFICATION OF SUBJECT MATTER  IPC(7) : B23K 26/38  US CL : 219/121.67, 121.72; 257/95  According to International Patent Classification (IPC) or to both national classification and IPC  B. FIELDS SEARCHED  Minimum documentation searched (classification system followed by classification symbols)					
U.S.: 219/121.61, 121.67, 121.68, 121.69, 121.72, 121.73, 121.75; 257/95, 98					
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched					
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)					
C. DOCUMENTS CONSIDERED TO BE RELEVANT					
Category * Citation of document, with indication, where app	propriate, of the relevant passages	Relevant to claim No.			
X US 5,932,118 A (YAMAMOTO et al) 03 August 199	9 (03.08.1999), column 2, line 30	1-5, 26, 27			
through column 4, line 61.					
Y,P US 6,229,160 B1 (KRAMES et al) 08 May 2001 (08.05.2001), Figure 1.		20-25			
Y US 5,610,412 A (AWANO et al) 11 March 1997 (11.	US 5,610,412 A (AWANO et al) 11 March 1997 (11.03.1997), Figure 1.				
		J			
Further documents are listed in the continuation of Box C.	See patent family annex.	amarianal filing data or priorit			
* Special categories of cited documents:  "A" document defining the general state of the art which is not considered to be	"T" later document published after the ini date and not in conflict with the appl principle or theory underlying the inv	ication but cited to understand the			
of particular relevance  "E" earlier application or patent published on or after the international filing date	"X" document of particular relevance; the considered novel or cannot be consid when the document is taken alone	e claimed invention cannot be ered to involve an inventive step			
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means	"Y" document of particular relevance; the considered to involve an inventive su combined with one or more other sue being obvious to a person skilled in	ep when the document is ch documents, such combination			
"P" document published prior to the international filing date but later than the priority date claimed	"&" document member of the same pater				
Date of the actual completion of the international search	Date of mailing of the international search report				
29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT  Washington, D.C. 20231  Facsimile No. (703)305-3230	Anthorized officer Samuel M. Heinrich Telephone No. 703 308 0651				

Form PCT/ISA/210 (second sheet) (July 1998)

### CORRECTED VERSION

## (19) World Intellectual Property Organization International Bureau





(43) International Publication Date 23 May 2002 (23.05.2002)

**PCT** 

# (10) International Publication Number WO 02/041362 A3

(51) International Patent Classification7:

\_\_\_\_

B23K 26/38

(21) International Application Number: PCT/US01/43326

(22) International Filing Date:

16 November 2001 (16.11.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

60/249,929

17 November 2000 (17.11.2000) US

(71) Applicant (for all designated States except US): EM-CORE CORPORATION [US/US]; 145 Belmont Drive, Somerset, NJ 08873-1214 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): ELIASHEVICH, Ivan [RU/US]; 185 South Orange Avenue #10, South Orange, NJ 07079 (US). GOTTFRIED, Mark [US/US]; 904 Boesel Avenue, Manville, NJ 08835 (US).

(74) Agents: PERRY, Kimberly, V. et al.; Lerner, David, Littenberg, Krumholz & Mentlik, LLP, 600 South Avenue West, Westfield, NJ 07090 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

with international search report

(88) Date of publication of the international search report: 23 January 2003

(48) Date of publication of this corrected version:


6 November 2003

(15) Information about Correction:

see PCT Gazette No. 45/2003 of 6 November 2003, Section  $\Pi$ 

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: LASER SEPARATED DIE WITH TAPERED SIDEWALLS FOR IMPROVED LIGHT EXTRACTION



(57) Abstract: A method for separating individual optoelectronic devices, such as LEDs, from a wafer includes directing a laser beam (256) having a width toward a major surface of the semiconductor wafer. The laser beam has an image with a first portion of a first energy per unit width and a second portion of a second energy per unit width less than the first energy. The laser beam image (266) cuts into the first major surface of the semiconductor wafer to produce individual devices.

# LASER SEPARATED DIE WITH TAPERED SIDEWALLS FOR IMPROVED LIGHT EXTRACTION

### FIELD OF THE INVENTION

5

15

20

25

30

35

The present invention relates to making optoelectronic devices, packages for optoelectronic devices and methods of making the foregoing and particularly relates to light-emitting diodes, packages for light-emitting diodes and methods of making the foregoing.

### 10 BACKGROUND OF THE INVENTION

Light-emitting diodes or "LEDs" include thin layers of semiconductor material of two opposite conductivity types, referred to as p-type and n-type. The layers are disposed in a stack, one above the other, with one or more layers of n-type material in one part of the stack and one or more layers of p-type material at the other end of the stack. For example, the various layers may be deposited in sequence on a substrate to form a wafer. The junction between the p-type and n-type material may include directly abutting p-type and n-type layers, or may include one or more intermediate layers which may be of any conductivity type or which may have no distinct conductivity type.

Electrodes are connected to the n-type and p-type layers near the top and bottom of the stack. The materials in selected to provide low-resistance electrodes are interfaces with the semiconductor materials. The electrodes, in turn, are provided with pads suitable for connection to wires or other conductors which carry current from external sources. The pad associated with each electrode may be a part of the electrode, having the same composition and thickness of the electrode, or may be a distinct structure which differs in thickness, composition, or both from the electrode itself. term "electrode-pad unit" is used in this disclosure to refer to the electrode and pad, regardless of whether the pad is a separate structure or merely a region of the electrode. The

wafer is cut apart to form individual dies which constitute separate LEDs.

In operation, electric current passing through the diode is carried principally by electrons in the n-type layers and by electron vacancies or "holes" in the p-type layers. The electrons and holes move in opposite directions toward the junction, and recombine with one another at the junction. Energy released by electron-hole recombination is emitted as light. As used in this disclosure, the term "light" radiation includes infrared and ultraviolet wavelength range, as well as the visible range. The wavelength of the light depends on factors including the composition of the semiconductor materials and the structure of the junction.

LEDs formed from certain semiconductor materials normally use nonconductive substrates to promote proper formation of the semiconductor layers. The nonconductive substrate typically is left in place. For example, gallium nitride-based materials such as GaN, AlGaN, InGaN and AlInGaN are used to form LEDs emitting light in various wavelength ranges including blue and ultraviolet. These materials typically are grown on insulating substrates such as sapphire or alumina.

incorporating an insulating substrate LEDs include a bottom electrode at a location on the stack above the substrate but below the junction. Typically, the upper layer or layers of the stack are removed in a region of the stack, so as to provide an upwardly-facing lower electrode surface on a layer at or near the middle of the stack in each die. leaves a region referred to as a "mesa" projecting upwardly from the lower electrode surface and covering the remaining area of the die. The area of the die occupied by the lower electrode surface does not emit light. It is desirable to keep the horizontal extent of this inactive area as small as possible. In other LEDs, the upwardly facing lower electrode surface is not formed and a lower electrode is formed on the

10

25

30

bottom surface of the stack of semiconductor materials. In these devices, the insulating substrate at the bottom of the stack is omitted.

In either type of LED, the top electrode typically is formed on the top surface of the stack, i.e., the top surface of the top semiconductor layer. Typically, the layers in the stack above the junction are transparent, so that light emitted at the junction can pass out of the stack through the top The top electrode is arranged so that it does not block all of the emitted light. For example, an opaque top 10 electrode may cover only a small portion of the top surface of However, "current crowding" or "current bunching", each die. results in light emission concentrated in that area of the junction beneath the electrode, precisely where it will be most effectively blocked by the electrode. The amount of useful 15 light reaching the outside of the die per unit of electrical current passing through the die, commonly stated as external quantum efficiency of the die, is reduced by this Current crowding can also occur in the lower region, so that light emission is concentrated in the area of 20 the junction near the lower electrode. Current crowding is a significant consideration with LEDs formed from materials having relatively high electrical resistivity, such as the gallium nitride-based materials.

been provided with transparent top electrodes, formed from thin layers of metals and metal compounds. A pad, which is typically opaque, is connected to the transparent electrode and occupies a small portion of the top surface. The transparent top electrode spreads the current in horizontal directions from the pad, so that current flow down through the stack is spread more evenly over the horizontal extent of the mesa.

Some of the light generated by the LED is subject to total internal reflection and is not emitted by the LED. The principle of total internal reflection is shown in Fig. 1,

25

30

which shows a light source 32 generating a number of distinct light rays. The light rays pass through a first transparent material 34 having an index of refraction  $n_1$  that is greater than the index of refraction  $n_2$  of a second transparent material 36. A first light ray 40 that is emitted by light source 32 is normal to the interface 38 between the transparent materials and is not altered when passing into the second transparent However, the direction of travel of a second material 36. light ray 42 is altered as it passes from the first transparent layer 34 to the second transparent layer 36. The third light ray 44 is incident upon interface 38 at the critical angle  $\theta_c$ , as determined using Snell's law, and does not pass into the second transparent layer 36 but is directed along interface 38. Any light ray having an incident angle that is greater than the critical angle  $\theta_c$ , such as fourth ray 46, is subject to total internal reflection and will be reflected back into first transparent layer 34.

The effect of total internal reflection in an LED will be discussed in connection with the example in Fig. 2. A light-emitting diode ("LED") 20 comprises a semiconductor structure of semiconductor material of two opposite conductivity types, typically referred to as p-type layers 20 and n-type layers 22. The p-type layers 20 and n-type layers 22 are disposed in a stack, one above the other. 25 includes a junction 24 provided at the interface of the p-type and n-type layers. Typically, the stack comprises a wafer for forming a plurality of LED devices. The wafer is then cut apart to form individual devices which constitute the separate LEDs.

30 Fig. 3 shows a plan view of a semiconductor wafer 48 incorporating a stack of semiconductor materials for a plurality of LED devices 50. The semiconductor wafer 48 includes a plurality of lines printed onto the upper surface of the wafer, called streets 52 and rows 54. The streets 53 and 35 rows 54 divide the devices 50 of the wafer 48. The figures are

5

10

not to scale and the streets and rows are generally not visible to the human eye but are schematically shown in Fig. 3. The semiconductor wafer 48 is typically separated into the individual devices 50 along the streets 52 and rows 54 using the cutting surface of a cutting wheel, or a conventional laser to cut the upper surface of the wafer.

Fig. 4 shows a conventional method of separating individual devices from a wafer. In Fig. 4, the laser beam 56 is swept across the upper surface 60 of semiconductor wafer 48 to divide the wafer into individual devices. The laser beam is substantially rectangular and approximately 25-35 micrometers wide and 500 micrometers long. The rectangular laser beam image cuts away a portion of wafer 48 to form a substantially rectangular cut 62. The individual devices remain connected by a portion of the wafer underlying the cut. The portion of the wafer 48 underlying the rectangular cut 62 may be called the kerf 64.

Fig. 5 shows a cross-sectional view of an individual device severed from a semiconductor wafer using the rectangular The LED is encapsulated in a laser beam shown in Fig. 4. substantially transparent encapsulant material 130 to form an LED package 128. Encapsulant layer 130 has an index of refraction  $n_2$  that is less than the index of refraction  $n_1$  of herein. the term As used transparent substrate 26. "refraction" means the optical phenomenon whereby entering a transparent medium has its direction of travel altered. As a result, when the incident angle  $heta_{ ext{i}}$  of a light ray 146 at interface 164 is greater than the critical angle  $\theta_{c}$ , the light ray 146 is totally internally reflected back into the substrate 26 and does not pass into the encapsulant layer 130 where the ray can be emitted from the LED package 128.

Because the index of refraction  $n_2$  of the substantially transparent substrate 26 is greater than the index of refraction  $n_3$  of the transparent encapsulant 130, many of the light rays generated by the LED will not be emitted from

5

10

15

20

25

30

the LED package 128, but will be subject to total internal reflection. The optical phenomenon known as total internal reflection, causes light incident upon a medium having a lesser index of refraction (e.g. encapsulant layer) to bend away from the normal so that the exit angle is greater than the incident angle. The exit angle will then approach 90° for some critical incident angle  $\theta_c$ , and for incident angles  $\theta_i$  greater than critical angle  $\theta_c$  there will be total internal reflection of the light ray. The critical angle can be calculated using Snell's Law.

In many optoelectronic device packages, the light rays generated are never emitted from the package because such light rays are totally internally reflected within the various layers of the package. Thus, there is a need for packages having designs that optimize the amount of light emitted therefrom.

### SUMMARY OF THE INVENTION

In one aspect, a method for separating individual optoelectronic devices from a semiconductor wafer includes directing a laser beam having a width toward a first major surface of the semiconductor wafer to apply a first energy per unit width to a first portion of the wafer located between the devices and a second energy per unit width to a second portion of the wafer adjacent the first portion, the second energy being less than the first energy. The laser beam is swept across the first major surface of the wafer to form a groove and at least one device is separated from the wafer.

The laser cuts into the first major surface for separating the devices from one another. The image geometry of the laser beam directed at the first major surface is preferably manipulated so as to change the shape of the cut which the lasers makes into the wafer. In other words, the intensity of the laser beam is profiled so as to produce a profiled laser beam having a central portion of a first energy level and a peripheral portion of a second energy level that is

5

10

15

20

different than the first energy level. In certain preferred embodiments the first energy level of the central portion is greater than the second energy level of the peripheral portion. However, the peripheral portion may have an energy that is greater than the central portion of the laser beam. The laser beam may cut through the wafer to produce at least one device having a top surface, a bottom surface, and tapered sidewalls extending therebetween. The laser is preferably directed at an upper surface of the wafer in certain embodiments to form a V-shaped groove therein. The bottom surface of the device may have a greater area than the top surface of the device. laser may also be directed at a lower surface of the wafer to form a V-shaped groove therein. The top surface of the device may have a greater area than the body surface of the device. The wafer preferably incorporates a semiconductor structure for a plurality of light-emitting diodes overlying the substrate.

In certain preferred embodiments, the semiconductor structure comprises material selected from the consisting of three-five semiconductors. The substrate may be substantially transparent. The substrate may comprise a sapphire, ZnO, LiGaO, AlN or GaN substrate. The semiconductor structure preferably comprises gallium-nitride base materials and a substrate is preferably made of sapphire. In still other embodiments, the laser beam may have gradients of energy so that the energy varies progressively across the beam when viewing the laser beam in cross-section. The image geometry of the directed laser beam may have any shape. preferred embodiments, the laser beam image is triangular in shape so that the energy at a central portion is greater than at a peripheral portion. The top of the triangle is preferably aligned with the streets and rows of the wafer and the base of the triangle extends in a direction substantially transverse to the streets and rows. Another preferred image may include a laser image having a first major axis shaped diamond substantially parallel to a street or row, and a second major

10

15

20

25

30

axis transverse to a street or row. Although the present invention is not limited by any particular theory of operation, it is believed that making an LED device having sloping sidewalls will optimize the amount of light emitted by a LED package.

other preferred In embodiments of the present invention, an optoelectronic device includes stacked semiconductor structure including a first region having a first conductivity type overlying a second region having a second conductivity type and a light-emitting p-n junction therebetween. Outer peripheral surfaces of said structure define tapered sidewalls. The sidewalls may taper outwardly from a top surface to a bottom surface of said substrate so that the bottom surface of the said substrate has a greater area than the top surface. However, in other embodiments, the sidewalls may taper inwardly from the top surface to a bottom surface of said substrate so that the top surface has a greater area than the bottom surface of said substrate. electrode-pad unit is connected to the first region of a second electrode-pad unit is connected to the second region. certain preferred embodiments, the LED package includes a GaN LED that is mounted atop a transparent sapphire substrate.

The semiconductor structure preferably comprises material selected from the groove consisting from three-five semiconductors. In certain preferred embodiments, a substrate supports the structure. The substrate may comprise a sapphire, ZnO, LiGaO, AlN or GaN substrate. The semiconductor structure may comprise gallium-nitride based semiconductor materials and the substrate may comprise a sapphire substrate.

In still other preferred embodiments of the present invention, an assembly for separating LED die from a semiconductor wafer includes a support having a top surface for receiving one or more wafers, and a laser adapted to project a laser beam onto the top surface of said support. The laser includes one or more filters for modifying the geometric shape

5

10

15

20

of the laser beam so that the laser beam has a central portion of a first energy per unit width and an outer portion of a second energy per unit width that is different than the first energy. The filter for manipulating the image geometry of the laser beam may include opaque filters or optical lenses or a combination of opaque filters and optical lenses. In certain embodiments, the first energy of the central portion of the laser beam is greater than the second energy of the peripheral portion of the laser beam. However, in other preferred embodiments, the peripheral portion of the laser beam may have a greater energy level than the central portion of the laser beam. The laser beam may also be modified to produce a laser having a gradient of differing energy levels.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows cross-sectional view of transparent media with light traveling therethrough;

Fig. 2 shows a cross-sectional schematic view of a conventional LED;

Fig. 3 shows a plan view of a conventional 20 semiconductor wafer;

Fig. 4 shows a partial, cross-sectional view of the wafer of Fig. 3;

Fig. 5 shows a fragmentary cross-sectional view of a conventional LED package including the LED of Fig. 4;

Fig. 6A shows a partial cross-sectional view of a wafer in a method in accordance with an embodiment of the invention;

Fig. 6B shows a partial top plan view of a wafer in a method in accordance with the embodiment of Fig. 6A;

Fig. 7 shows a schematic elevation view of a laser beam in the method of Figs. 6A-6B;

Fig. 8 shows a graph depicting the cut depth obtained using the laser beam of Figs. 6A-7;

5

- Fig. 9 shows a fragmentary cross-sectional view of a semiconductor wafer in a method in accordance with the embodiment of Figs. 6A-8;
- Fig. 10 shows a front elevation view of an LED in the method in accordance with the embodiment of Figs. 6A-9;
  - Fig. 11 shows a perspective view of the LED of Fig. 10;
- Fig. 12 shows a fragmentary elevation view of an LED package having the LED of Fig. 11;
- Fig. 13 shows a cross-sectional view of a semiconductor wafer in a method in accordance with a further embodiment of the present invention;
  - Fig. 14 shows a perspective view of an LED in a method in accordance with the embodiment of Fig. 13;
- Fig. 15 shows a fragmentary elevation view of an LED package having the LED of Fig. 14;
  - Fig. 16 shows a laser beam image in a method in accordance with another embodiment of the present invention;
- Fig. 17 shows a laser beam image in a method in 20 accordance with a further embodiment of the present invention;
  - Fig. 18 shows a laser beam image in a method in accordance with a still further embodiment of the present invention;
- Fig. 19 shows a laser beam image in a method in a accordance with another embodiment of the present invention; and
  - Fig. 20 shows an LED package in accordance with another embodiment of the invention.

### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

FIGS. 6A-12 show a method for separating individual optoelectronic devices from a semiconductor wafer in accordance with one embodiment of the invention. A semiconductor structure 210 comprising a stacked structure of semiconductor layers is formed by depositing a semiconductor material having a first conductivity type, for example, one or more n-type

layers 222. A semiconductor material having a second conductivity type is deposited over the semiconductor material of the first conductivity type. One or more p-type layers 220 having a top surface 272 are deposited over the n-type layers 222. A junction 224 is also formed between the n-type layers 222 and p-type layers 220.

The stacked structure 210 comprises a semiconductor wafer for a plurality of LEDs including a junction 224 between the n-type layers 222 and p-type layers 220. The junction is shown schematically in FIG. 10 as the border between directly abutting p-type and n-type layers, but may also comprise one or more layers between the p-type layers and n-type layers. having any may comprise intermediate layers conductivity type or no conductivity type. Alternatively, the junction may include additional structures in between the ptype layers 160 and n-type layers 158 or in an intermediate region. Thus, the junction may be a simple homojunction; a single heterojunction, a double heterojunction, a quantum well, a multiple quantum well or any other type of junction structure. A person of ordinary skill in the art will appreciate that the semiconductor structure may incorporate various layers of semiconductor materials, as well as other structures used in the optoelectronic arts.

Also, each of the p-type layers 220 and n-type layers 222 can include any number of layers. Merely by way of 25 example, the structure can incorporate a "buffer layer" at the interface with substrate 226, whereas a highly doped contact layer at the top of the stack may be included to aid in establishing ohmic contact with an upper electrode discussed The p-type layers 220 are typically transparent to 30 light at the wavelength which will be emitted by the LED in That is, the upper region is formed entirely or service. principally from materials having a band gap greater than the energy of the photons which will be emitted at the junction. and composition of the various structure The 35

5

10

15

incorporated in the stack and the sequence of layers in the stack may be selected according to known principles and techniques to provide the desired emission characteristics.

In certain preferred embodiments, the semiconductor structure 210 comprises gallium-nitride based semiconductor 5 materials such as GaN, AlGaN, InGaN, and AlIn GaN, which are used to form LEDs emitting light in various wavelength ranges including blue and ultraviolet. The fabrication processes used to form the stacked structure are well known. The materials are typically grown on the insulating substrate 150 by chemical 10 vapor deposition ("CVD"), metal organic chemical vapor deposition ("MOCVD"), molecular beam epitaxy, and the like. However, those of ordinary skill in the art will appreciate that a number of other semiconductor materials for forming other types of optoelectronic devices, including LEDs, may be 15 The insulating substrate can comprise any substrate that is not opaque to the emitted light, such as sapphire, alumina, silicon carbide, gallium nitride, or aluminum gallium nitride, for example. In other embodiments, the substrate is omitted.

20 The semiconductors deposited may semiconductors, i.e., materials according to the stoichiometric formula  ${\rm Al_a In_b Ga_c N_x As_y P_Z}$  where (a + b + c) is about 1 and (x + y + z) is also about 1. Most typically, the semiconductor materials nitride semiconductors, i.e., are III-V semiconductors in which x is 0.5 or more, most typically about 25 0.8 or more. Most commonly, the semiconductor materials are pure nitride semiconductors, i.e., nitride semiconductors in which x is about 1.0. The term "gallium nitride based semiconductor" as used herein refers to a nitride based semiconductor including gallium. The p-type and n-type conductivity may be imparted by conventional dopants and may result from the inherent conductivity type of particular semiconductor material. For example, nitride based semiconductors typically are inherently n-type even when undoped. N-type nitride semiconductors may include 35

conventional electron donor dopants such as Si, Ge, S, and O, whereas p-type nitride semiconductors may include conventional electron acceptor dopants such as Mg and Zn.

It should be appreciated that the figures are not drawn to scale. In particular, the thicknesses of the various layers have been greatly exaggerated for clarity of illustration. Typically, the entire stack is on the order of five microns thick. The horizontal dimensions, such as the overall width and length are on the order of a few hundred microns as, for example, about 200-300 microns.

Furthermore, the wafer may comprise various semiconductor materials for forming optoelectronic devices, as in known in the art.

A first electrode-pad unit is formed connected to the semiconductor material having the first conductivity type and a second electrode-pad unit is formed connected to the second conductivity type material. In certain embodiments, a lower upwardly-facing surface is formed in n-type layer 222 and a mesa is formed so as to project upwardly from the lower surface. An upper electrode-pad unit is formed on top surface of mesa. And a lower electrode-pad unit is formed on lower surface. The electrode-pad units comprise a conductive material such as a conductive metal. Preferred conductive metals include gold, aluminum or silver.

In certain preferred embodiments, the electrode-pad unit on an upper portion of the semiconductor structure comprises a transparent upper electrode covering a substantial portion of a entire top surface of the structure. The upper electrode is formed from a material which will provide a low resistance, desirably ohmic contact, with the semiconductor material defining the top surface. The composition and thickness of the transparent electrode are selected to provide substantial transparency to light at the wavelength which will be emitted by the LED in service. Suitable materials, thicknesses and processing techniques for forming transparent

5

10

15

20

25

30

electrodes to be used with particular semiconductor materials are well known. Merely by way of example, one suitable upper electrode for use where the top surface 166 is defined by p-type gallium nitride can be formed by applying a layer of nickel, typically about 10 to about 500 Å thick and a layer of gold, typically about 10 to about 500 Å thick, onto the top surface and annealing the contact in an oxidizing atmosphere at an elevated temperature as, for example, about 300 - 900 °C so as to oxidize the nickel. The layers of metal are applied using electron beam deposition, sputter deposition, plating, or other known methods. Preferably, the metals for upper electrode are deposited so as to avoid depositing metal overlapping with the electrode to be formed on the lower electrode surface, which can short out the device.

15 The upper electrode-pad unit also preferably includes a first pad formed on the top surface of upper electrode at or near the horizontal center of the top surface. First pad is formed from appropriate materials to provide a terminal which can be connected to an external lead or contact in service as, for example, by wire bonding the lead to the pad. 20 materials of the pad should also be compatible with materials in the upper electrode. Merely by way of example, first pad may include a layer of titanium overlying transparent electrode; a layer of platinum overlying titanium layer and a layer of gold overlying the platinum 25 The exposed layer of gold provides a suitable surface for wire bonding. The first pad typically has a diameter of about 100-120 microns. Desirably, this pad is as small as possible consistent with the requirements of the operation used to connect the pad to external circuitry. 30 other preferred embodiments, the upper electrode-pad unit comprises a small pad directly on the top surface without a transparent electrode at the top surface. In embodiments, the upper electrode comprises an electrode that is essentially opaque to the light emitted by the device. 35

5

PCT/US01/43326 WO 02/041362 15

A second electrode-pad unit is provided at or near an This electrode-pad unit the structure. opposite end of preferably comprises a second pad on surface of the structure. For example, where the first electrode-pad unit is connected to the p-type layers, the second electrode-pad unit is connected to the n-type layers. Second pad may be, for example, about 100 microns wide. The second pad is formed from electrically conductive materials which make a good, desirably ohmic electrical contact with the lower surface. For example, where the lower surface is formed by n-type gallium nitride, the second pad may be formed from layers of aluminum and titanium which are annealed at an elevated temperature. The second pad also preferably includes layers adapted for bonding to external leads or other structures. For example, the second pad may include a layer of platinum over the titanium and aluminum layers and a layer of gold over the platinum layer. layer provides a good bonding surface. In a particularly preferred arrangement for use with gallium nitride-based semiconductors, the entire lower electrode-pad unit is formed from layers of aluminum, titanium, platinum and gold, deposited 20 in that order and then annealed.

After the wafer is formed, the individual devices are separated from the wafer. Fig. 6A shows a semiconductor wafer 248 on a support 249 in an apparatus for separating an optoelectronic device 250 from a wafer 248 incorporating semiconductor materials for a plurality of optoelectronic The apparatus has a laser 258 for cutting the devices. semiconductor materials. The wafer 248, in certain preferred embodiments, incorporates semiconductor materials plurality of devices comprising LEDs. The wafer 248 has an upper surface 251 and a lower surface 253 facing in a direction opposite from the upper surface 251. The semiconductor wafer 248 has a plurality of streets 252 extending in a first direction on the upper surface and a plurality of rows 254 extending in a second direction, transverse to the first

10

15

25

30

direction, on the upper surface. The streets 252 and rows 254 comprise printed lines on the wafer and generally demarcate a grid of individual devices of the wafer 248.

The upper surface 251 of the wafer 248 is preferably covered with a protective layer. The protective layer may comprise a photoresist.

The laser 258 is guided by a computer system, as is known in the art, to cut the wafer 248 into the individual LEDs along the streets 252 and rows 254. The streets 252 and rows 254 may comprise imaginary lines comprising data in the computer for manipulating the laser 258, the support 249, or both, so as to cut the wafer 248 into the individual LEDs 250. However, a point of reference on the wafer 248 is required to position the wafer 248 according to the data and properly separate the individual devices.

Referring to Fig. 7, the image of the laser beam 256 produced by the laser 258 is geometrically manipulated, such as by using filters or optical lenses, to provide a shaped laser beam image 266 for making a cut in the wafer that has a profile with a predetermined shape. In certain preferred embodiments, and as shown in Fig. 7, the laser beam image 266 has a triangular shape for producing a triangular cut semiconductor wafer, as shown in Fig. 9. The substantially triangular-shaped laser beam image 266 is swept across the first surface of the wafer in the direction indicated by the arrow designated  $A_1$  so that a first corner 267 of the triangular laser beam image reaches a portion of the wafer 248 before a second corner 269 and third corner 271. The first corner 267 is preferably aligned with the rows 254 and streets 252 of the wafer 248 as the laser beam image 266 is swept across the wafer 248. The substantially triangular-shaped laser beam image 266 has a central portion 268 having a first energy per unit width "W" and an outer portion 270, lying outwardly from the central portion 268, having a second energy per unit width "W". The

5

10

15

20

25

portions of the image 266 having a greater length "L" apply more energy to the wafer, producing a deeper cut.

As depicted in the graph shown in Fig. 8, the central portion 268 of the laser beam 256 cuts the wafer 248 to a greater depth than the peripheral portion 270 of the laser beam 256. Thus, as shown in Fig. 9, the triangular-shaped laser beam image 266 produces a cut 262 in wafer 248 having sloping sidewalls 273 and kerf 264. The cut 262, produced along the streets 252 and rows 254 of the wafer 248, divide the wafer 248 into the individual LEDs 250. The protective layer is removed from the wafer to remove any debris formed during the laser cutting. The LEDs 250A, 250B are then separated at kerf 264 utilizing a mechanical breaker, comprising a roller. A cutting wheel or laser may also be used to break the kerf 264.

Fig. 10 shows a front elevation view of an LED formed 15 using the substantially triangular-shaped laser shown described in connection with Fig. 6A-9 above. LED 250 comprises a semiconductor structure having p-type layers 220 formed on n-type layers 222 with a junction 224 therebetween. The semiconductor structure is disposed on a substantially 20 transparent substrate 226, such as a sapphire substrate. LED has a top surface 272, a bottom surface 274, and sidewalls 275. Due to the use of a substantially triangular-shaped laser beam image, the sidewalls 275 of the LED 250 slope outwardly at an angle. The sidewalls 275 extend from the top surface 272 25 toward the bottom surface 274 of LED 250. The LED has a vertically extending surface 281 at the kerf 264 of the cut 262, where the laser beam did not penetrate the substrate. However, in other preferred embodiments, the apparatus is arranged to penetrate the substrate and substantially eliminate 30 the vertical surfaces. The wafer may also be polished to remove the substrate adjacent the kerf 264.

The LED device is then formed into a package. The first pad and second pad are connected by conductive features, which may comprise wire bonds 184 and, to an external

35

5

electrical power source. Current flows between pads and through the electrodes and through the stacked structure, so that light is emitted at junction 224. The light is emitted out of the structure, through the transparent first electrode and other surfaces of the structure.

The LED subassembly may be adhered to a second substrate, such as a printed circuit board, using an adhesive, such as a thermally conductive adhesive to form the package. Preferably, a reflector, comprising a layer of reflective material, is disposed between the LED and second substrate. The LED package is then electrically interconnected with the second substrate 176. The electrically interconnected LED package may be encapsulated with a substantially transparent encapsulant 230. Preferred encapsulants include elastomers, polymers and epoxies.

Fig. 12 shows an LED package incorporating LED 250. Due to the outwardly sloping walls 275 of LED 250, a light ray 244 will have an incident angle  $\theta_i$  that is substantially normal to sidewall 275. As a result, light ray 244 will pass readily through interface 238 between substrate 226 and encapsulant 230 so as to be emitted from the LED package. The dashed lines in Fig. 12 show the path of the same light ray 244 if the sidewalls 275' are substantially vertical. As shown by the dashed lines, the light ray 244' would have an incident angle  $\theta_i$  that is greater than the critical angle  $\theta_c$ . As a result, the light ray 244' is reflected back into the substrate 226. Thus, it can be seen that providing an LED package with an LED having sloping walls will optimize the number of light rays emitted from the LED package.

Referring to Figs. 13-15, a geometrically manipulated laser beam image is used in a method according to a further embodiment. A laser as shown in Fig. 13 is used to sever wafer 348 by directing the laser beam image 356 at the lower surface 353 of wafer 348, adjacent the substrate. Such a method will produce a die 350 having tapered sidewalls 375 that taper

5

10

15

20

inwardly from a top surface 372 toward a bottom surface 374 of the LED 350. Referring to Fig. 15, because the sidewalls 375 taper inwardly between top surface 372 and bottom surface 374 of the LED 350, the incident angle  $heta_{ ext{i}}$  of light ray 344 is substantially normal at the interface 338 between substrate layer 326 and encapsulant layer 330. As a result, light ray will readily pass through interface 338 and encapsulant layer 330 where it may be emitted from the LED package. The dashed lines show a wall 375' of an LED having vertical walls. As is evident, in a package having vertical walls, the same light ray 344' having a similar incident angle  $heta_{ exttt{i}}$  will exceed the critical angle  $heta_{ exttt{C}}$  at the interface 338' and will be totally internally reflected back into substrate 326. Thus, it can be seen that a LED package having internally sloping sidewalls will emit a greater amount of light then will LED packages using the substantially vertical sidewalls produced by prior art methods.

In other preferred embodiments, a laser beam having geometrically manipulated images with other shapes are used to cut the wafer. Such laser beam images, are swept across a major face of a wafer, to produce LED that improve the amount of light extracted from the LED. A diamond-shaped image 466 shown in Fig. 16, the elongated image 566 having concave walls of Fig. 17, the circle 666 of Fig. 18 and the elongated oval 766 of Fig. 19 may be used to produce cuts in wafers having corresponding shapes. At portions of the laser beam image that have a greater length, a greater amount of energy is applied to the wafer, than other portions of the image. The shape of the laser beam image produces a predetermined shape for the walls of the LED, so that the incident angle of many light rays generated by the LED is more normal to the wall of the LED and is extracted from the LED.

Another type of package is shown in FIG. 20. The structure 810 has a substantially transparent back face 854 through which light will be directed. For example, the

10

15

20

25

transparent back face may comprise a sapphire substrate 850. The structure 810 is a semiconductor structure comprising a stacked structure of p-type, n-type and other semiconductor materials for generating light, as discussed above. The structure 810 has a mesa 864 protruding from the structure and a lower surface 859. An upper electrode-pad unit 875 mounted on the mesa 864 and has a first pad 834. electrode-pad unit 872 is mounted on the lower surface 859 and has a second pad 841. The first pad connected to a first contact 838 and second contact 833 on a second substrate 876. Structure 810 is bonded to the contacts of second substrate 876 for example, disposing masses 886 and 884 of bonding material between each of the pads and contacts. The contacts are also connected to an electrical power source. Thus, light generated by this device is directed out the back face 854. least some light rays generated at the junction will directed towards the mesa 864. A reflector mounted within the package may be used to direct light emitted towards the back surface 854, if desired.

20 Preferably, the first pad 834 comprises a reflective The reflective electrode may be formed as follows. electrode. After the structure 810 having the mesa 664 has been formed, the area for the first pad 834 is defined using photolithographic mask on the top surface 866 of the mesa 864. Nickel is deposited on the top surface of the mesa 864. 25 is then deposited on the layer of nickel. The metals may be deposited utilizing electron beam deposition, deposition, plating, or other known methods. The foregoing οf metal are then oxidized so that they become 30 transparent. A layer of reflective metal, such as gold, is then deposited on the oxidized metal. The layer of reflective metal should be thick enough to reflect the light generated by the LED through the back surface 654. For example, where gold is utilized as the reflective metal, 0.2 microns of gold would be reflective. In other embodiments, the layer of reflective 35

5

10

metal may comprise titanium. Thus, the layer of reflective metal may be deposited on the first pad 834. In other embodiments, the first pad 834 may be comprised of one or more layers of reflective metal.

The reflective pad 834 reflects light for improved light extraction through the substrate 850. In preferred embodiments, the layer of reflective metal deposited is thick enough so that it can be used to bond the pad 834 to the contact 838.

10 These and other variations and combinations of the features discussed above can be utilized without departing from the present invention. For example, although preferred shapes for the laser beam image have been discussed above, the laser beam image may have any shape. Thus, the foregoing description of the preferred embodiments should be taken by way of illustration rather than by way of limitation of the invention as defined by the claims.

5

15

25

#### WHAT IS CLAIMED IS:

1. A method for separating individual optoelectronic devices from a semiconductor wafer comprising:

directing a laser beam having a width at a first major surface of the wafer to apply a first energy per unit width to a first portion of the wafer located between the devices and a second energy per unit width to a second portion of the wafer adjacent the first portion, the second energy being less than the first energy;

sweeping the laser beam across the first major surface to form a groove; and

separating at least one device from the wafer.

- 2. The method as claimed in claim 1, wherein a central portion of the laser beam has the first energy and a peripheral portion of the laser beam has the second energy.
- 3. The method as claimed in claim 2, wherein said laser beam cuts through said wafer to produce at least one device having a top surface, a bottom surface, and tapered sidewalls extending therebetween.
- 4. The method as claimed in claim 3, wherein said laser is directed at an upper surface of the wafer to form a V-shaped groove therein.
  - 5. The method as claimed in claim 4, wherein the bottom surface of said device has a greater area than the top surface of said device.
  - 6. The method as claimed in claim 3, wherein said laser is directed at a lower surface of the wafer to form a V-shaped groove therein.
- 7. The method as claimed in claim 6, wherein the 30 top surface of said device has a greater area than the bottom surface of said device.
  - 8. The method as claimed in claim 1, wherein said wafer incorporates a semiconductor structure for a plurality of light-emitting diodes overlying a substrate.

- 9. The method as claimed in claim 8, wherein said semiconductor structure comprises materials selected from the group consisting of III-V semiconductors.
- 10. The method as claimed in claim 8, wherein said substrate is substantially transparent.
  - 11. The method as claimed in claim 10, wherein said substrate is selected from the group consisting of sapphire, ZnO, LiGaO, AlN and GaN.
- 12. The method as claimed in claim 8, wherein said 10 semiconductor structure comprises gallium-nitride based materials and said substrate is made of sapphire.
  - 13. The method as claimed in claim 1, wherein the image geometry of the laser beam is manipulated so as to change the shape of the laser beam.
- 14. The method as claimed in claim 1, wherein the laser beam has gradients of energy so that the energy per unit width varies progressively across the beam.
  - 15. The method as claimed in claim 1, wherein the laser beam is triangular in shape so that the energy per unit width at a central portion is greater than the energy per unit width at peripheral portions of the laser beam.
  - 16. The method as claimed in claim 15, wherein the step of directing a laser beam includes aligning the central portion of the triangular shaped laser beam with streets of the wafer.
  - 17. The method as claimed in claim 16, wherein the step of sweeping the laser beam comprises sweeping the laser beam so that the central portion of the triangular laser beam reaches a portion of the wafer before the peripheral portions.
- 18. The method as claimed in claim 15, wherein the central portion of the triangular shaped laser beam is aligned with the rows of the wafer.
  - 19. The method as claimed in claim 1, wherein the laser beam has a diamond shape.
- 35. 20. An optoelectronic device, comprising:

20

a stacked semiconductor structure including a first region having a first conductivity type overlying a second region having a second conductivity type and a light-emitting p-n junction therebetween;

PCT/US01/43326

- the semiconductor structure having an outer peripheral surface defining tapered sidewalls that taper inwardly from a top surface of said semiconductor structure to a bottom surface of said structure; and
- a first electrode-pad unit commenced to said first region and a second electrode-pad unit connected to said second region.
  - 21. The device as claimed in claim 20, wherein the top surface of said semiconductor structure has a greater area than a bottom surface of said structure.
- 15 22. The device as claimed in claim 20, wherein said semiconductor structure comprises materials selected from the group consisting of III-V semiconductors.
  - 23. The device as claimed in claim 20, further comprising a substrate supporting said structure.
- 24. The device as claimed in claim 23, wherein said substrate is selected from a group of materials consisting of sapphire, ZnO, LiGaO, AlN and GaN.
  - 25. The device as claimed in claim 23, wherein said semiconductor structure comprises gallium-nitride based semiconductor materials and said substrate comprises a sapphire substrate.
  - 26. An apparatus for separating an optoelectronic device from a wafer incorporating semiconductor materials for a plurality optoelectronic devices comprising:
- a support including a top surface for receiving at least one wafer;
  - a laser light source adapted to project a laser beam image onto the top surface of said support, said laser beam image having a width with a first portion of a first energy per

unit width and a second portion of a second energy per unit width, the second energy being less than the first energy.

27. The assembly as claimed in claim 26, wherein the first portion comprises a central portion of the laser beam and the second portion comprises a peripheral portion of the laser beam.

FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 5A






FIG. 6B








FIG. 11







FIG. 12










FIG. 16




FIG. 17




FIG. 18




FIG. 19





FIG. 20



## INTERNATIONAL SEARCH REPORT

International application No.

PCT/US01/43326

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)  C. DOCUMENTS CONSIDERED TO BE RELEVANT Category* Citation of document, with indication, where appropriate, of the relevant passages  Relevant to claim No.  X US 5,932, 118 A (YAMAMOTO et al) 03 August 1999 (03.08.1999), column 2, line 30  1-5, 26, 27  Y. P. US 6,229,160 B1 (KRAMES et al) 08 May 2001 (08.05.2001), Figure 1.  20-25  Y US 5,610,412 A (AWANO et al) 11 March 1997 (11.03.1997), Figure 1.  20-25  ** Special categories of cited documents:  "A" document defining the general state of the art which is not considered to be of particular relevance  "E" catife application or patent published on or after the international filing date evaluation and the publication date of another claimton or other special reson (a specified)  "O" document which may throw doubts on priority islain(t) or which is cited to specified to be usualty the publication date of another claimton or other special reson (a specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior or the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Pears and Trademarks gave PCT  PASSITION FORM TOWAS (210) (second sheet) (July 1998)	A. CLASSIFICATION OF SUBJECT MATTER  IPC(7): B23K 26/38 US CL: 219/121.67, 121.72; 257/95 According to International Patent Classification (IPC) or to both national classification and IPC  B. FIELDS SEARCHED  Minimum documentation searched (classification system followed by classification symbols) U.S.: 219/121.61, 121.67, 121.68, 121.69, 121.72, 121.73, 121.75; 257/95, 98  Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched					
Category *   Citation of document, with indication, where appropriate, of the relevant passages   Relevant to claim No.						
See patent family annex.   See patent family a					Delever to plaim No	
Y, P US 6,229,160 B1 (KRAMES et al) 08 May 2001 (08.05.2001), Figure 1. 20-25  Y US 5,610,412 A (AWANO et al) 11 March 1997 (11.03.1997), Figure 1. 20-25  * Special categories of cited documents:  "A" document defining the general state of the art which is not considered to be of particular relevance:  "E" earlier application or patent published on or after the international filing date or priority date chained to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the publication date of another citation or other special reason (to establish the document is identified to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art document of particular relevance; the claimed involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art document of particular relevance; the claimed involve an inventive step when the document is combined with one or more other such documents such combination being obvious to a person skilled in the art document of particular relevance; the claimed involve an inventive step when t	Category *					
Y, P  US 6,229,160 B1 (KRAMES et al) 08 May 2001 (08.05.2001), Figure 1.  20-25  Y  US 5,610,412 A (AWANO et al) 11 March 1997 (11.03.1997), Figure 1.  * Special categories of cited documents:  "A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier application or patent published on or after the international filing date or priority date and not in conflict with the application but cited to understand the patent of the application or patent published on or after the international filing date with the publication or patent published on or after the international filing date with the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior or the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29,05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks  Box NFOT, D.C. 20231  Facsimile No. (703)305-3230  Telephone No. 703 308 0651			9 (03.08.19	199), column 2, line 30	1-5, 20, 27	
Further documents are listed in the continuation of Box C.  * Special categories of cited documents:  And document defining the general state of the art which is not considered to be of particular relevance.  "E" earlier application or patent published on or after the international filing date or priority desirable the publication date of another citation or other special reason (ts specified)  "O" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (ts specified)  "O" document published prior to the international filing date but later than the priority date claimed  "Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Bas PCT  Washington, D. C. 20231  Facsimile No. (703)305-3230  Telephone No. 703 308 0651					6-19	
Further documents are listed in the continuation of Box C.  * Special categories of cited documents:  "A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier application or patent published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document published prior to the international filing date but later than the priority date claimed?  "P" document published prior to the international filing date but later than the priority date claimed?  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT  Washington, D. C. 20231  Facsimile No. (703)305-3230	Y,P US 6,229,160 B1 (KRAMES et al) 08 May 2001 (08.05.2001), Figure 1.		20-25			
* Special categories of cited documents:  "A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier application or patent published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT  Washington, D.C. 20231  Facsimile No. (703)305-3230  "X"  document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  "X"  document of particular relevance; the claimed invention cannot be considered no involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art  "&" document published prior to the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT  Washington, D.C. 20231  Telephone No. 703 308 0651	Y	US 5,610,412 A (AWANO et al) 11 March 1997 (11.03.1997), Figure 1.		20-25		
* Special categories of cited documents:  "A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier application or patent published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT  Washington, D.C. 20231  Facsimile No. (703)305-3230  "X"  document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  "X"  document of particular relevance; the claimed invention cannot be considered no involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art  "&" document published prior to the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT  Washington, D.C. 20231  Telephone No. 703 308 0651						
* Special categories of cited documents:  "A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier application or patent published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT  Washington, D.C. 20231  Facsimile No. (703)305-3230  "X"  document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention  "X"  document of particular relevance; the claimed invention cannot be considered no involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art  "&" document published prior to the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT  Washington, D.C. 20231  Telephone No. 703 308 0651	Furthe	er documents are listed in the continuation of Box C.		See patent family annex.		
"A" document defining the general state of the art which is not considered to be of particular relevance  "E" earlier application or patent published on or after the international filing date "X"  document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT  Washington, D.C. 20231  Facsimile No. (703)305-3230  date and not in conflict with the application but cited to understand the principle or theory underlying the invention cannot be considered novel or cannot be conside	ı ——		"T"	later document published after the i	nternational filing date or priority	
of particular relevance  "E" earlier application or patent published on or after the international filing date  "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231  Facsimile No. (703)305-3230  "X"  document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone  "Y"  document of particular relevance; the claimed invention cannot be considered novel or cannot be considered novel or cannot be considered novel or novel to an understance; the claimed inven	1			date and not in conflict with the apprinciple or theory underlying the it	nvention but cited to understand the	
"C" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)  "O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks  Box PCT  Washington, D.C. 20231  Facsimile No. (703)305-3230  "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art  "&" document member of the same patent family  Date of mailing of the international search particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such document, such combination being obvious to a person skilled in the art  "&" document member of the same patent family  Authorized officer  Samuler M. Hemrich  Telephone No. 703 308 0651	of partic	rular relevance	"X"	document of particular relevance; to considered novel or cannot be cons	ne claimed invention cannot be	
"O" document referring to an oral disclosure, use, exhibition or other means  "P" document published prior to the international filing date but later than the priority date claimed  Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks  Box PCT  Washington, D.C. 20231  Facsimile No. (703)305-3230  being obvious to a person skilled in the art  "&" document member of the same patent family  Date of mailing of the international search  Anthorized officer  Samiler M. Hemrich  Telephone No. 703 308 0651	establish specified	n the publication date of another citation or other special reason (as 4)	"Y"	document of particular relevance; to considered to involve an inventive combined with one or more other s	step when the document is uch documents, such combination	
Date of the actual completion of the international search  29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231  Facsimile No. (703)305-3230  Date of mailing of the international search  Anthorized officer Samiler M. Hemrich Telephone No. 703 308 0651	"O" documen	nt referring to an oral disclosure, use, exhibition or other means		being obvious to a person skilled in	the art	
29 May 2002 (29.05.2002)  Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231  Facsimile No. (703)305-3230  Anthorized officer Samile M. Hemrich Telephone No. 703 308 0651	priority	date claimed				
Name and mailing address of the ISA/US  Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231  Facsimile No. (703)305-3230  Anthorized officer Samile M. Hemrich Telephone No. 703 308 0651	1	•	Date of mailing of the international search report			
Commissioner of Patents and Trademarks Box PCT Washington, D.C. 20231 Facsimile No. (703)305-3230  Commissioner of Patents and Trademarks Samiler M. Hemrich Telephone No. 703 308 0651	Name and	nailing address of the ISA/US	Authoriz	ed officer		
1-acsimile 140. (703)303-3230	Co Bo W	ommissioner of Patents and Trademarks ox PCT ashington, D.C. 20231	Samuel	M. Hemrich	•	